A parallel complex zero finder

نویسندگان

  • Mark J. Schaefer
  • Tilmann Bubeck
چکیده

A recent paper 7] describes a variable precision interval arithmetic algorithm for the computation of the zeros of an analytic function inside a given rectangle and to a user-speciied accuracy. The algorithm is based on the argument principle in the set of complex numbers C and carries much potential for parallelization at various levels of granularity. Here we explain how to modify the sequential algorithm to take advantage of parallelism at four levels ranging from coarse to medium grain. The algorithm is tested in a distributed environment consisting of eight SPARC workstations. The underlying software environment is also discussed.

منابع مشابه

Maximum Maintainability of Complex Systems via Modulation Based on DSM and Module Layout.Case Study:Laser Range Finder

The present paper aims to investigate the effects of modularity and the layout of subsystems and parts of a complex system on its maintainability. For this purpose, four objective functions have been considered simultaneously: I) maximizing the level of accordance between system design and optimum modularity design,II) maximizing the level of accessibility and the maintenance space required,III...

متن کامل

A New Zero-finder for Tikhonov Regularization

Tikhonov regularization with the regularization parameter determined by the discrepancy principle requires the computation of a zero of a rational function. We describe a cubically convergent zero-finder for this purpose. AMS subject classification: 65F22, 65H05, 65R32.

متن کامل

A High Speed Parallel Counter Architecture and its Implementation in Programmable Square Finder cum Frequency Divider Circuit

An 8-bit programmable square finder cum frequency divider architecture is presented. This special architecture includes a high speed parallel counter, clock trigger circuit, eight bit multiplier logic, sequence termination logic and sequence restarter logic. The entire architecture is divided into two parts: The frequency divider section and the square finder section. The frequency divider circ...

متن کامل

A High Speed Parallel Counter Architecture and its Implementation in Programmable Square Finder cum Frequency Divider Circuit

An 8-bit programmable square finder cum frequency divider architecture is presented. This special architecture includes a high speed parallel counter, clock trigger circuit, eight bit multiplier logic, sequence termination logic and sequence restarter logic. The entire architecture is divided into two parts: The frequency divider section and the square finder section. The frequency divider circ...

متن کامل

Drawing Parameter Spaces of Optimal Cubic-order Multiple-zero Finder

The complex dynamical analysis of the cubic-order iterative family is made to draw the fractal images by means of Möbius conjugacy map applied to a prototype polynomial of the form (z − A) (z − B) . The related dynamics is best displayed through various stability surfaces and parameter spaces.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

متن کامل
عنوان ژورنال:
  • Reliable Computing

دوره 1  شماره 

صفحات  -

تاریخ انتشار 1995